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ABSTRACT

Sung, Seung Hyun. M.S.Ch.E., Purdue University, December 2014. Impact of
Nanostructure On Polymer-Based Nonvolatile Memory Devices. Major Professor:
Bryan W. Boudouris.

Memory functionality is essential for many high-end electronic applications
(e.g., smart phones, personal computers). Particularly, organic nonvolatile memory
devices based on polymer ferroelectric materials are a promising approach toward the
development of low-cost memory due to the ease of processing and flexibility
associated with the device. Here, we will focus on a memory device with a twocomponent active layer and a diode structure. This ferroelectric diode (FeD) has a
nanostructured active layer, composed of ferroelectric and semiconducting polymers,
and it can provide easy access to high-performance polymer-based memory devices.
In order to create these nanostructured active layers, we have utilized a conventional
lithographic technique, electron beam (e-beam) lithography. This lithographic
technique allows for the simple fabrication of a desired pattern on the ferroelectric
polymer layer. Specifically, to make a well-structured pattern, a ferroelectric polymer
layer was etched with a mask. Then, a semiconducting polymer was deposited into the
nanoporous ferroelectric layer to complete the ordered heterojunction. By optimizing
the nanostructure, the performance of FeD is greatly enhanced over a traditional
blended diode. This ability to control ferroelectric polymer morphology will open new
fields of studying in the relationships between structure and performance in organic
memory devices.
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1. INTRODUCTION
A memory functionality to store data is essential to many applications of
organic electronics.1-5 Especially, organic memory devices based on a blend of
ferroelectric and semiconducting polymers and arranged in diode geometries recently
have attracted great attention due to their promise of offering a low-cost memory
solution that is scalable to large areas (e.g., crossbar arrays).6-11 In these blends, the
ferroelectric polymer is an ideal candidate for memory functionality because it is
intrinsically bistable with a remnant polarization that can be switched by an applied
electric field. In fact, the most commonly used polymer ferroelectric material is the
random copolymer poly(vinylidene fluoride-trifluoroethylene) [P(VDF-TrFE)] due to
its solution processability, large remnant polarization,12-14 and short switching
times.14,15
In the typical memory system, the discrete cells are integrated in a cross-bar
array. As shown in Figure 1.1, a storage medium is sandwiched by rows and columns
of metal electrodes, where each intersection makes up one memory cell. The memory
operation relies on resistive switching of the discrete elements in the cross-bar array.
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Figure 1.1.A scheme of a 4 × 4 crossbar memory array. Each memory cell structure
consists of an active polymer thin film [P(VDF-TrFE)] sandwiched between two
electrodes on a supporting substrate.
Ferroelectricity, which characterizes the response of dipole moments to an
applied electric field, can provide a mechanism for memory storage.16 That is,
ferroelectric materials show an electric hysteresis with a remnant polarization and a
coercive field. The remnant polarization originates from the alignment of intrinsic
dipole moments of a crystalline material,17 and the crystal structure of ferroelectric
material must be asymmetric such that the induced dipole moments do not cancel
completely. In addition, ferroelectric materials have a coercive field, which is the
minimum electric field required to switch the polarization state. As shown in Figure
1.2, the ferroelectric properties of a material are well-known from charge
displacement characteristics with applied fields when the material is placed in a
parallel plate capacitor device structure. The P(VDF-TrFE) capacitor shows hysteresis
in plots of charge displacement (D) versus electric field (E). At low electric fields, the
electric field does not affect the ferroelectric polarization and the trace shows a linear




3


displacement in a manner akin to a typical dielectric material (e.g., SiO2). On the
other hand, when the field is larger than the coercive field, it reaches the maximum
amount of polarization and it displays an electric hysteresis. In the saturated condition,
the intersections with the horizontal and vertical axies are the coercive field (Ec) and
the remnant polarization (Pr), respectively.
P(VDF-TrFE) has attracted a great deal of attention in the field of
ferroelectric polymer device.18-33 The ferroelectricity of P(VDF-TrFE) originates from
the dipole moments in the molecule, as shown in Figure 1.3a. The dipole moments
arise from the highly electronegative fluorine atoms. Also, it is a highly crystalline,
ethylene-based polymer. Its crystallinity is enhanced by annealing at elevated
temperatures (140 °C), as this allows for the formulation of the ȕ-phase crystalline
structure. Figure 1.3b presents the surface morphology of an annealed P(VDF-TrFE)
thin film. The film shows the needle-like grain morphology, and the lateral grain size
depends on the annealing condition. The peaks at q § 14 °, are related to the
overlapped (110)/(200) reflections of the ferroelectric ȕ-phase of P(VDF-TrFE) as
shown in Figure 1.3c.34 After annealing at 140 °C, its ferroelectricity is enhanced for
the memory switching because of this enhanced crystallinity.
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Figure 1.2.Ferroelectric properties of P(VDF-TrFE) in a capacitor structure. When
applying an electric field that is lower than the coercive field (curve i), the response
shows only the linear dielectric polarization. However, as the electric field increases
(curve ii and iii), an electric hysteresis is observed. Finally, at a high electric field
(curve iii) that is higher than the coercive field, the response shows the saturated
polarization. This image is reproduced from Ref. 8.
To perform the electrical read-out of the memory state provided by the
insulating P(VDF-TrFE), a semiconducting polymer is blended with the ferroelectric
polymer to make a composite structure. In this heterojunction structure, free charges
that are induced in the semiconducting phase by the poling of the ferroelectric
polymer phase are passed by the now electrostatically-doped semiconductor in the
ON state of the device.10-15 This synergetic combination of two blended polymers has
been oft-studied and relies on the storage performance at the ferroelectric phase, the
read out ability of the semiconducting phase, and the ability of the two polymers to
create a percolating network for charge to leave the device in the ON condition.




5


Figure 1.3.(a) Chemical structure of the ferroelectric polymer P(VDF-TrFE). (b) An
AFM height image of surface morphology of an annealed P(VDF-TrFE) film. The
P(VDF-TrFE) is annealed at 140 °C to enhance the crystallinity of P(VDF–TrFE). (c)
XRD pattern of the annealed P(VDF-TrFE) film. This shows the (110)/(200) peak of
P(VDF-TrFE).
Because of the percolating network needed in these ferroelectric diode (FeD)
structures, it has been determined that the nanoscale morphology of a phase-separated
blend of the two polymers is critical in device performance. Many efforts have
demonstrated approaches to investigate and control this nanostructure for the optimal
ferroelectric polymer diode.34-37 One very facile and promising approach is to
optimize the phase-separated structure by controlling the relative ratio and nanoscale
structure of the two polymers in this layer.36,37 In the optimized scenarios, the
semiconducting domain is continuous from the bottom electrode substrate to top
surface; this microstructural network has been determined to occur through simple
spinodal decomposition of the blended polymer composite.34 Although this strategy is
very facile and useful for large-scale manufacturing purposes, it is difficult to
elucidate fully the impact of nanostructure in the functional ferroelectric diode. In
order to address this issue, nanoimprint lithography-based patterning recently has
been demonstrated to create ordered ferroelectric polymer domains and ordered
ferroelectric diodes.38-42 This is because, as previously reported, nano-patterned
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P(VDF-TrFE) can enhance the ferroelectric response for efficient memory
operation.35 In fact, in one very recent publication nanostructured ferroelectric diodes
were fabricated by using nanoimprint lithography to generate pillars of P(VDF-TrFE)
that were subsequently-filled with a semiconducting polymer, poly(3-hexylthiophene)
(P3HT). In this careful work, improved performance of the memory device was
observed at the microscale using advanced microscopy techniques. However, the
macroscopic performances of the ordered ferroelectric diodes were not reported, and
the optimization of domain spacing was not detailed.
Here, I present a series of systematically-designed nanostructured active layers,
composed of the ferroelectric polymer P(VDF-TrFE) and the semiconducting polymer
regiorandom P3HT in ordered ferroelectric diode (OFeD) geometries, and I use these
tailor-made designs to elucidate the impact of nanoscale morphology on macroscopic
device performance. These nanostructures are fabricated through the use of a
lithographic technique in order to establish precise structure-property relationships in
these composite materials. Specifically, after writing tailored nanoscale designs in the
P(VDF-TrFE) template through e-beam lithography, the semiconducting polymer,
P3HT was deposited into the nanoporous layer by simple melt pressing. With this
straightforward device fabrication methodology, I demonstrate how the nanostructure
of an ordered P(VDF-TrFE):P3HT FeD affects the memory retention performance
and stability in an ordered bulk heterojunction FeD. 
1.1 Thesis Overview
The motivation of the research presented here was to realize an ordered
ferroelectric diode (OFeD) and elucidate the impact of nanostructure of blend layer.
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The ferroelectric material, P(VDF-TrFE), alone cannot be used in cross-bar resistive
memories because it is an insulator. To perform read-out of the memory state, the
P(VDF-TrFE) needs to be combined with a semiconducting material. In this blend,
the ferroelectric polymer gives the binary state and data retention, while the
semiconducting polymer is used for probing the state through an electrical read-out
signal.5-10 The operating mechanism of a conventional FeD is related to the charge
injection control. In the blend structure, charges can only flow through the
semiconducting phase. Thus, the injection barrier between the metal electrode and
semiconducting polymer is critical in FeD. In addition, I suggest another operating
mechanism of ferroelectric diode and create a more efficient ferroelectric diode by an
enhanced hole accumulation and patterning strategy.
Chapter 2 explains the general operation of polymer memory devices. The
fundamental resistive switching operation is introduced. The electrically nonvolatile
memory can write and erase information as a high conductive state and low
conductive state rather than “1”, “0” of logic circuits. There are several methods to
achieve this resistive switching. First of all, charge storage operation for OFET device
is suggested. Secondly, charge trapping operation for various memory devices (e.g.,
Flash memory, WORM, DRAM) is presented. Finally, FeFET operation is mentioned.
This ferroelectric operation is closely related to the next chapter.
Chapter 3 introduces a hole accumulation effect of the ferroelectric diode as
well as the general operating mechanism. The current density of the ON state can be
enhanced by a sufficient hole accumulation within the blend active layer. The blend
diode, without an injection barrier, is described here as well. In a recent example from
the literature, the injection barrier between the work function of silver (4.3 eV) and
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the HOMO level of P3HT (5.0 eV) is utilized to enhance the FeD operating
mechanism.43 However, the FeD is also quite capable of operating in case of nearly
symmetric electrodes (i.e., tin-doped indium oxide (ITO) and gold) through the
induction of holes in the semiconducting phase.
Chapter 4 suggests the patterning strategy to create hole patterns in P(VDFTrFE) by a conventional e-beam lithography and a subsequent reactive ion etching
(RIE). The e-beam lithographic technique is facile and reliable method to create a
desired pattern on the polymer film. It is proven that patterns does not affect the
ferroelectricity of P(VDF-TrFE). Also, this chapter provides the way of incorporating
a semiconducting polymer within the patterned P(VDF-TrFE) thin film using two
methods. The first method demonstrates the electropolymerization of polythiophene
(PT) into the hole patterns. The second section shows the solution processing and
pressing strategy. Especially, the second part will be submitted as “Nanostructural
Patterning Improves the Performance of Non-volatile Polymer Memory Devices” by
Seung Hyun Sung and Bryan W. Boudouris to Advanced Materials.
Chapter 5 presents the future plans related to this work. A promising
nanoimprint lithography strategy to create nanostructure of ferroelectric polymer is
suggested. The nanoimprint lithography method is a simple and fast way to create a
desired pattern with polymer thin film. Some advantages of nanoimprinting over the
conventional e-beam lithography are described. Next, the future experiments of OFeD
fabrication are presented. In addition, the application of flexible substrates is
suggested for the foldable memory device. Finally, two kinds of promising substrates
(graphene and PEDOT:PSS) are presented for the flexible device applications.
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2. GENERAL OPERATION PRINCIPLES OF ORGANIC MEMORY DEVICE
Organic materials are promising for low cost device fabrication and flexible
electronic application. As an alternative to the conventional silicon-based device,
organic materials have attracted considerable interest. Especially, organic nonvolatile
memory is a future candidate for many organic electronics such as solar cell, LED
display, RFID. Generally, memories have a switching behavior between different
states and it is reprogrammable. The electrically reprogrammable nonvolatile memory
can write and erase information as a high electrical state and low electrical state rather
than “1”, “0” of most logic circuits today.
NAND flash is one of the famous nonvolatile memory technologies in the
world.1-5 The operation of a flash transistor is related to the charge storage on a
floating gate of a silicon based-transistor structure. Today, NAND flash memory cell
suffers from increased capacitance between the cells, and many problems on
miniaturization and flexibility have been already reported. As similar as silicon
NAND flash, in organic memories, charge carriers from semiconducting polymer can
be stored in a gate dielectric of transistor structure. In general, the switchable polymer
material is sandwiched between two conductive electrodes.
For organic memory device, the scalability and flexibility are not serious
problem due to organic material properties.
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2.1 Resistive Switching Operation
As mentioned above, resistive switching memories typically originate from
the crossbar structure. Figure 2.1 shows a classification of the physical and chemical
principles showed resistive switching.6 In order to program a resistive memory
material, switching from a low conducting OFF state to a highly conducting ON state
should be operated by applying voltages or currents across the electrodes, and vice
versa.

Figure 2.1. Classification of the resistive switching for nonvolatile memory
applications. This is reproduced from Ref.6.
There are two types of resistive switching behaviors, which are unipolar and
bipolar behavior. A unipolar device (Figure 2.2a) has two thresholds with a single
polarity of voltage for the switching. During the SET operation from OFF to ON state,
the conductivity is switched at a voltage V1 with the maximum current with a current
compliance (CC). The RESET operation from ON to OFF state is carried out at a
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voltage V2. In unipolar device, these SET and RESET operations are mostly
performed at the same polarity. On the other hand, bipolar memory is operated by
different polarities (Figure 2.2b). The bipolar memories need a signal of one polarity
for the SET operation, and another polarity for the RESET operation.6,7

Figure 2.2. I-V characteristics of two types of switching memory cells (a) Unipolar
switching with the SET operation and the RESET operation. (b) Example of bipolar
switching in the case of a memory cell where the SET operation is performed at
positive voltages and the RESET operation at negative voltages. This plot is
reproduced from Ref.6.
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2.1.1 Operation of Charge Storage OFET Memory Devices.
Organic nonvolatile memory devices based on organic field-effect transistors
(OFETs) are especially attractive, because these devices can be operated with nondestructive ways. Generally, transistors have three electrodes, the source (S), the drain
(D), and the gate (G) as shown in Figure 2.3.

Figure 2.3. A representative transistor structure. A typical OFET is composed of an
organic semiconductor film, a gate dielectric (insulator), and three electrodes (source,
drain, and gate).
When a source-drain voltage is applied, the channel current flows through the
organic semiconducting layer due to the charge carrier transport. The channel current
(Id) can be modulated by field effect doping when a gate voltage (Vg) is applied across
the gate insulator.6 Typical organic transistors utilize ʌ-conjugated organic molecules
as a semiconducting layer between source and drain. The semiconductor channel is
separated from the gate electrode by a gate dielectric layer. When charge carriers are
accumulated by applied voltages, they form a conductive channel between source and
drain. The gate controls the OFET by the threshold voltage (VTh) which is defined as
the voltage to be applied at the gate to start forming a conductive channel.6,8
Accumulated charges in the transistor channel are fundamentally volatile which does
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not remain its conductance. However, transistor can have non-volatile memory
properties if reversible charge trapping occurs in the gate dielectric layer. Several
types of gate dielectrics with reversible charge trapping effects has been reported,
such as polymer electrets, dielectrics with embedded metallic or semiconducting
nanoparticles (NPs) or organic conjugated molecules, and ferroelectric gate
insulators.9
As shown in Figure 2.4, there are two different current states (high Id and low
Id) for each Vg representing the “1” and “0” of the commercialized memory,
respectively.10 The memory transistor can be nonvolatile without any VTh shift by
applied electric fields. Also, it is rewritable if the programmed state is reversibly
recovered to its original state by an appropriate bias. The programming is carried out
with shifting VTh such that two memory states are created at zero Vg.10

Figure 2.4. Schematic configuration and operational mechanism of an organic
memory p-type transistor device. This I-V curve is reproduced from Ref.6.
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This allows to read out the memory states at zero Vg by non-destructive gate
electric fields. In addition, it shows a low power consumption and a reliable data
storage. The typical charge-storage mechanisms in the gate dielectric layer is clearly
shown in the charge trap memory and ferroelectric memory.6
2.2. Switching Operation of Charge Trapping Memory
Electro-active polymers containing electron donor and electron acceptor
exhibit bistable electrical switching behavior by carrier trapping, de-trapping
processes.11 Three representative polymers for the trapping, de-trapping memories are
presented in Figure 2.5.
PKEu and PCzOxEu are non-conjugated polymers containing carbazole
group as the electron donor (D) and europium complex as the electron accepter (A).
PF6Eu and PF8Eu are conjugated polymers containing the fluorine group as the
electron donor and europium complex as the electron accepter. PFOxPy is a
conjugated polymer containing the fluorine group as the electron donor, and the
oxadiazole and bipyridine groups as the electron accepters.11
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Figure 2.5. Chemical structures of some polymer materials for trapping, de-trapping
memory operation. This image is reproduced from Ref.11.
The devices based on PKEu and PCzOxEu can write and erase the stored
state, reversibly. Therefore, they have non-volatile and rewritable flash memory
properties. The devices based on PF6Eu and PF8Eu show the ability to write and read
data, too. The ON state of these devices cannot be erased but is retained permanently.
Thus, they are write once read many times (WORM) memories. The device based on




19


PFOxPy exhibits the ability to write, read and erase data. The retention time of the
ON state is very short, but the ON-state can be electrically sustained by a refreshing
voltage pulse every few seconds.11
2.2.1. Flash memory effect from non-conjugated polymers
Flash memory is a type of non-volatile memory, which does not require
power to retain the information stored in the cell. It can be electrically erased and
reprogrammed. Flash memories are widely utilized in portable systems, such as PDA,
mobile PC, and digital camera.11 Current flash memory technology is based on metaloxide-semiconductor field-effect transistor (MOSFET) with a floating gate. Electric
field can transfer charges from the floating gate and modify the threshold voltage of
the underlying transistor. Flash memory effect can be realized in many polymer
materials based on their resistance changes in response to applied voltages.12

Figure 2.6. J-V curve of the Al/PKEu/ITO device. Arrows indicate the sweep
directions when applying voltages. This plot is reproduced from Ref.13.
Figure 2.6 typically shows the current density / voltage characteristics of the
Al/PKEu/ITO device.13 The current density (J) increases with the applied bias (stage
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I). A sharp decrease in current occurs at about 4 V (stage II), indicating the transition
of the device from the high conductivity state (ON state) to a low conductivity state
(OFF state). This transition from the ON state to the OFF state is the ‘‘writing’’
process of a digital memory cell. After this transition, the device remains in this state
even after the power is turned off. This phenomenon is clearly shown in the third scan
(stage III). These J-V characteristics exhibit the electrical bistability and also reveal
the non-volatile property of the memory device. The OFF state can be recovered by
the application of a reverse voltage. This is the ‘‘erasing’’ process of a digital memory
cell. Stage V is nearly identical to stage I. This feature allows the application of PKEu
to a rewritable flash memory.12,13
2.2.2. WORM memory effect from conjugated polymers
WORM memory is a type of non-volatile memory that is capable of holding
data permanently and reading data repeatedly. It can be written only once physically,
and the stored data cannot be modified. Generally, WORM memory can be used to
store massive data which need to be kept in a long period of time. WORM memory is
utilized as the conventional CD-R.11
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Figure. 2.7. J-V curves of the Al/PF6Eu/ITO device and the Al/PF6/ITO device
based on conjugated poly(9,9-dihexylfluorene) (PF6). This image is reproduced from
Ref.14.
The devices based on conjugated polymers containing electron donor and
accepter structure and metal complex exhibit the WORM memory effect.12,14-17 The
memory effect of PF6Eu is presented in the J-V characteristics of the device
Al/PF6Eu/ITO in Figure 2.7. Initially, the device is at a low conductive state (OFF
state). When a switching voltage of 3 V is applied, the current density increases,
indicating the device transition from OFF state to ON state. The device also exhibits
good stability in this high conductivity state during the forward and reverse voltage
scans. It remains in the ON state after the power is turned off (the second sweep) and
does not return to the low conductive state even after applying a negative bias (the
third sweep). Thus, this device is the WORM-type memory.12,14
2.2.3. DRAM effect from conjugated polymers
DRAM is a random access memory that can store data in a separate capacitor.
Since DRAM loses its data when the power is removed, it is a volatile memory device.
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Currently, DRAM is used as the main memory of most computers. To realize the
DRAM effect, a special polymer, PFOxPy, has been designed and synthesized.18 It is
a conjugated polymer containing the fluorine group as the electron donor, and the
oxadiazole and bipyridine groups as the electron accepters. The J-V characteristics of
the device based on PFOxPy is shown in Figure 2.8.

Figure 2.8. J-V characteristics of the ITO/PFOxPy/Al device. It can maintain the ON
state by refreshing at 1 V every 10 s. This data reproduced from Ref.18.
The device, ITO/PFOxPy/Al, is swept with the reverse direction indicated as
the arrows. Initially, the device is at low conductivity state (OFF state). When a
switching voltage of about 2.8 V is applied, the current density is increased, indicating
the device transition from OFF state to a high conductivity state (ON state).
Subsequent forward and backward sweeps show that the device remains in its high
conductive state. 18
As indicated in the 2nd sweep after a reverse voltage of about 3.5 V, the
memory device is reset to the OFF state, corresponding to the ‘‘erasing’’ process for
the memory device. The erased state can be further written to the stored state when
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the switching threshold voltage is applied, therefore, the memory device is rewritable.
The 3rd sweep is carried out after turning off the power for about 2 min. It is found
that the ON-state has relaxed to the steady OFF state.18
2.3 Switching Operation of Ferroelectric Memory
In ferroelectric-based memories, information is stored via the polarization
state. The simplest structure of a ferroelectric field-effect transistor (FeFET)
comprises a metal-ferroelectric-semiconductor layer stack (Figure 2.9), in which the
ferroelectric layer serves as the dielectric. The ferroelectric layer, because of its
remnant polarization, can adopt either of two stable polarization states. These states
maintain if any biases are not applied. Switching from one polarization state to the
other state can occur by applying a sufficiently large gate bias. Depending on the
direction of the polarization, the properties of the induced charges in the
semiconductor at the semiconductor-ferroelectric interface is defined, causing a
positive or negative voltage shift of the transistor.19

Figure 2.9. FeFET basic cell structure with ON/OFF state. The semiconducting
polymer is used as a p-type material.
This non-destructive read-out way provides that the memory is not damaged
when tried read/write/erase cycles to ferroelectric capacitor memories, so the lifetime
of the device is extended. The operating voltage of FeFET is relatively high. To
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reduce this programming voltage of the gate insulator, thickness should be scaled
down. However, these thin film devices need a great deal of attention to the film
interfaces, electrodes and sample qualities for device reliability.11,19
FeFETs based on inorganic materials have had problems with charge trapping
at the ferroelectric-semiconductor interface and thermal stability issues, which are the
main reasons why inorganic FeFETs have not been implemented in commercial
products.20-22 However, organic FeFETs do not suffer from these particular interface
problems because the interactions inside the organic materials are relatively weak.23

Figure 2.10. Transfer measurement on a polymer FeFET with a gate dielectric
P(VDF-TrFE). The inset illustrates the device structure with MEH-PPV as the
semiconductor. This plot is reproduced from Ref.24.
It has been demonstrated that the first FeFET based on a polymer
semiconductor and it used the amorphous polymer [poly(2-methoxy,5-(20ethylhexyloxy)-p-phenylenevinylene] (MEH-PPV).24 The transfer characteristics are
presented in Figure 2.10, demonstrating the basic functionality. With increasingly
negative gate bias, the drain current shows an OFF/ON transition at the coercive
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voltage of the gate dielectric. The drain current remains high when the gate bias
returns to zero due to the hole accumulation that is induced by the polarization of the
ferroelectric gate material. At a positive bias close to the coercive field, the current
returns to the OFF state. Depending on the applied gate voltages, the drain current can
be changed at zero gate bias.19,24
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3. OPERATION OF A BLENDED FERROELECTRIC DIODE
3.1 Overview of Non-Volatile FeD
The ferroelectric polymer can be polarized with an applied electric field
exceeding the coercive field.1 To perform the read-out of the memory state by the
insulating P(VDF-TrFE), a semiconducting polymer is blended with the ferroelectric
polymer to make a composite structure. In this heterojunction structure, free charges
that are induced in the semiconducting phase by the poling of the ferroelectric
polymer phase are passed by the now electrostatically-doped semiconductor in the
ON state of the device.1-6 This synergetic combination of two blended polymers has
been oft-studied and relies on the storage performance at the ferroelectric phase, the
read out ability of the semiconducting phase, and the ability of the two polymers to
create a percolating network for charge to leave the device in the ON condition. The
morphology of this blend film plays a pivotal role in determining resistive switching.
Especially, the charge injection efficiency of polymer memory device originates from
the blend film structure of domains, which is a semiconducting phase that is
surrounded by a ferroelectric P(VDF-TrFE) as shown in Figure 3.1. Also, the
efficient charge injection is directly related to high performance resistive switching at
a low bias. In Figure 3.1, the resulting AFM images show randomly-distributed and
vertically aligned cylindrical rr-P3HT domains embedded in a P(VDF-TrFE) matrix.
The semiconducting domain is continuous from the top electrode to the bottom
substrate.
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These separated morphologies are formed via spinodal decomposition which
occurs uniformly in the whole film.2 It arises from a continuous change in
composition and material flow from region of high concentration to region of low
concentration until the equilibrium structure of the minimum free energy is reached.
This material flow causes phase separation in the blended film.2 The resistive switches
of FeD, have been realized using the phase separated structure of a ferroelectric
polymer with a semiconducting polymer.

Figure 3.1. (a) AFM height image of a blended P3HT:P(VDF-TrFE) thin film with 10
wt % rr-P3HT after the film had been annealed at 140 ¶C for 2 hours. (b) AFM phase
image of the blend. The images show randomly dispersed rr-P3HT domains in a
P(VDF-TrFE) matrix.
As a typical example of blended FeD device operation, Figure 3.2a shows the
current–voltage characteristics of such a blended diode. The diode was fabricated with
a blend of 10 wt % semiconducting polymer, which is region random poly(3hexylthiophene) (P3HT), and 90 wt % of the ferroelectric polymer P(VDF-TrFE).
After the blend solution was spun-coat and annealed on a silver substrate, another
layer of silver was evaporated as the top electrode. The chemical structure of P3HT is
presented in the Figure 3.2b. Figure 3.2a shows hysteresis in the electrical transport.
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The charges can only flow through the P3HT phase. To inject the charges comfortably,
a low injection barrier is required. In this case, silver has an injection barrier of 0.6–
0.7 eV compared to HOMO level of P3HT. Because the injection barrier stems from
the difference between the work function of silver (4.3 eV) and HOMO level of P3HT
(5.0 eV), the charge injection is limited.3 With such an injection barrier, the current
density in the diode is low corresponding to the OFF state.

Figure 3.2. (a) J-V sweep of a typical polymer semiconductor/ferroelectric blend
(10:90) diode demonstrating hysteresis in the conduction due to polarization of the
ferroelectric phase. Reproduced from Ref.2. (b) A structural formula of the chemical
compounds rir-P3HT.
In Figure 3.2a, the ON state means a large current density caused by induction
of holes in the semiconductor after the poling of the P(VDF-TrFE) phase.
Furthermore, the accumulated holes lead to strong band bending that lowers the
injection barrier as follows:4
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In this equation, VBB is the electric potential in band bending for a distance x into the
film, ȡ is the charge density, İr is dielectric constant of the semiconductor, İ0 is
vacuum permittivity, and D is the depletion layer thickness between the
semiconductor and the metal.
When poling the bottom electrode with a negative voltage, negative charges
are accumulated in the ferroelectric matrix due to polarization. To neutralize this
negative charges, holes accumulates in the P3HT phase. This results in bend bending,
and the charge injection becomes efficient as the injection barrier is lowered. Figure
3.3a shows a typical operating mechanism of blend diode by the band bending theory.
As described above, there is an injection barrier in unpolarized state Figure 3.3b.
After negative polarization, the energy band of P3HT bends resulting in a reduction of
the injection barrier which is the difference between HOMO level of P3HT and the
work function of silver, as illustrated in Figure 3.3c. The current density of the diode
then becomes higher corresponding to the ON state rather than low current OFF state,
as shown in Figure 3.2a.

Figure 3.3. Operating mechanism of polymer memory device. The negative
polarization of the ferroelectric phase (white arrow) leads to accumulation of charge
carrier holes in the semiconductor P3HT domain.
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3.2 P(VDF-TrFE):P3HT Blended FeD
In order to fabricate the blended diode, the blend solution of regiorandom
poly(3-hexylthiophene)[rr-P3HT] and P(VDF-TrFE) were spun-coat and annealed to
increase the crystallinity at 140 °C for 2 hours. The FeDs were fabricated on ITOcoated glass substrates. The diode fabrication process is presented in the Figure 3.4.
Prior to diode fabrication, the ITO substrate was cleaned by sequential sonication in
acetone, chloroform, and isopropanol. P(VDF-TrFE) (Solvay) (67% VDF and 33%
TrFE, by molar percentages) and P3HT (Sigma-Aldrich) were dissolved and blended
in purified tetrahydrofuran (THF) at a mass ratio of 10:1 in the same solution, with
this blending ratio being based on the best devices reported in the literature.5 Finally,
100 nm of gold was deposited as a top electrode through thermal evaporation.

Figure 3.4. Device fabrication of a blend with 10 wt% P3HT; the blend polymer was
spun-coat onto ITO substrate and annealed at 140 °C for 2 hours. At that point, gold
was evaporated onto the blend polymer layer.
There are three phases of the P(VDF-TrFE) structure that have been reported:
1) a ferroelectric phase, which is the ȕ-phase of the PVDF homopolymer, 2) a nonferroelectric Į-phase, and 3) a second ferroelectric which can be obtained after
cooling the annealed film to room temperature.6 Before annealing, the Į-phase of
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PVDF-TrFE polymer is dominant. After annealing at 140 °C, this non-ferroelectric
structure transition to the ferroelectric ȕ-phase is shown. The Į-phase is a monoclinic
crystalline, on the other hand, the ȕ-phase is pseudo-hexagonal, resulting in the
coexistence of the (200) and the (110) peaks.6 As shown in Figure 3.5, by annealing,
these two peaks are clearly noticeable compared to the un-annealed film. The peaks
near the 20 ° is corresponding to the (110)/(200) peaks of the ferroelectric ȕ-phase of
P(VDF-TrFE).
In Figure 3.6a, this diode shows typical resistance switching behavior as a
FeD. The switching mechanism, as proposed above, relies on a semiconducting phase
that is continuous between two electrodes. Measurements of retention time are shown
in Figure 3.6b for a FeD with 10 wt % rr-P3HT. This figure shows the stability of
FeD for memory applications. The retention was measured for 7 days with no
noticeable decline in the ION/IOFF ratio.

Figure 3.5. X-ray diffraction patterns of the (110)/(200) peaks of an un-annealed
blend and a blend of P(VDF-TrFE):P3HT annealed at 140 °C, 2 h. The blend consists
of 90 wt % P(VDF-TrFE) and 10 wt % P3HT.
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The ITO electrode shows a slight injection barrier of ~0.3 eV with P3HT for
which charge transport is injection limited. As mentioned above, this injection barrier
originates from the difference between the ITO work function (4.7 eV) and HOMO
level of P3HT (5.0 eV).3 With this slight injection barrier, the current density of
negative voltage span is lower than one of positive voltage window in the pristine
state. The negative and positive voltage windows indicate electrical flows from ITO
and gold, respectively. Especially, in negative voltage window, Figure 3.6a shows
that a negative ferroelectric polarization, which is induced by an applied sufficient
voltage, makes higher conductivity for better injection from the ITO electrode by
accumulation of holes in the semiconductor.
As a consequence, the accumulated holes lead to strong band bending which
reduces the injection barrier.5 The high current density is due to the ON state of
memory device as described. As a result, the diode can be programmed into a high
conductance ON state and a low conductance OFF state corresponding to writing and
erasing of fields larger than the coercive field of the ferroelectric.
However, there is another factor to operate FeD. That originates from
induced charges flowing through the P3HT. The current flows through a
semiconductor due to the hole accumulation induced by the polarization of
ferroelectric material. Thus, if this induced hole accumulation is enhanced, the current
density is higher at negative polarized state as follows,
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Here ı is the electrical conductivity, e is the elementary charge, ȝh and ȝe are the
mobilities of hole and electron, respectively. And, p is the number density of holes
and n is the number density of electrons. In the case of P3HT, the charge carrier is
mainly transported by holes. As a result, the conductivity of P3HT is dependent upon
the accumulated hole density, resulting in the efficient charge transport.

Figure 3.6. The characteristics of polymer memory diode with ITO and gold
electrodes. (a) J–V sweep of a polymer memory diode showing hysteresis of the
conductivity switching from polarization of the ferroelectric phase. (b) Data retention
time obtained by programming the device once to on or off state and monitoring the
current density over time at í3 V after negative or positive poling at ±40 V.
It is well-known that the difference between the HOMO level of P3HT (~5.0
eV) and the work function of gold (~5.1 eV) is remarkably small, resulting in an
almost ohmic contact.3 However, in the positive voltage span which is the flow from
gold, it is clear that the ON/OFF ratio (ratio between the highest current state and the
lowest current state of FeD) does not entirely depend on the injection barrier tuning.
The accumulation of holes makes the current transportation efficiently. In order to
sufficiently accumulate holes, ±40 V is applied for 3 s to the bottom electrode for
positive and negative poling, respectively. It is proven that the accumulated hole
density makes the current density higher rather than the charge injection control.
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To conclude, the blend FeD is fabricated by ITO and gold electrodes. The
junction is bistable and can be switched between two resistance states with applied
voltages. The ON/OFF operating of FeD can be realized by hole accumulation effect
to induce more charges in semiconducting P3HT phase. It also shows long retention
stability for more than 7 days. The long retention time is promising for the
ferroelectric memory device.
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4. ORDERED FERROELECTRIC DIODE
4.1 Patterning Strategy Using E-beam Lithography
During the past decade there have been numerous studies on the fabrication of
polymers with nanostructures (e.g., nanoholes and nanowires), with an increasing
demand for miniaturization of electronic devices, but there have been few reports on
the realization of well-aligned structures with ferroelectric polymers.1–3 The formation
of a polymer nanostructure is expected to be difficult due to the low stiffness and
softness of the polymers. There are two main streams of nanostructure fabrication
methods for ferroelectric polymers: the template assisted method and the imprint
method.4,5

Figure 4.1. A schematic illustration of the patterning process by e-beam lithography.
(a) The polymer film is coated on a gold substrate (b) A patterned PMMA by e-beam
on polymer film for selective etch (c) Dry etching by RIE is used to create polymer
hole patterns (d) After the mask is removed, a hole-patterned polymer film is achieved.
Figure 4.1 shows a schematic illustration of the patterning process for
nanostructured ferroelectric polymer film by conventional e-beam lithography.6 After
coating the ferroelectric polymer P(VDF-TrFE) onto a gold electrode substrate, the
sacrificial poly-(methylmethacrylate) (PMMA) is deposited onto the film.
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Hole patterns are created by e-beam exposure and reactive ion etching (RIE)
removes the sacrificial PMMA layer, resulting in transfer of hole patterns on a
P(VDF-TrFE) film. After patterning of the porous P(VDF-TrFE), the crystallinity of
film was enhanced by annealing at 140 °C for 2 h.7 The RIE etching condition was
tested by microscale TEM grid as shown in Figure 4.2. The microstructure of P(VDFTrFE) is produced in the condition of O2 : 50 sccm, 50 W. The oxygen plasma can
etch the ferroelectric P(VDF-TrFE) film selectively. The depth of holes is easily
controllable with different etching times.The etching rate is ~100 nm min-1. As shown
in AFM depth profile of Figure 4.2, TEM grid patterned polymer film is created after
RIE treatment. It is evident that RIE is an appropriate way to realize a desired
polymer pattern.

Figure 4.2. A schematic illustration of the patterning process with a TEM grid (left)
and AFM image with a height scan to determine the depth of holes (right). After
placing a TEM grid onto a spun-coat polymer film, it is etched by RIE.
For the nanoscale patterns, the e-beam patterned PMMA film is utilized. The
advantage of this technique is size-controllability by e-beam pattern design. As shown
in Figure 4.3, the desired hole patterns (200 nm) is successfully created on the
P(VDF-TrFE) film.
The ferroelectricity of P(VDF-TrFE) is critical in FeD operating and this is
directly related to the crystal structure. Figure 4.4 presents the grazing-incidence x-




40


ray diffraction (GI-XRD) patterns of P(VDF-TrFE) after patterning using e-beam
lithography. By annealing at 140 °C, the structure of P(VDF-TrFE) transferred to the
ferroelectric ȕ-phase despite the presence of nanoscale patterning. The two films show
the similar single peak related to ferroelectric ȕ-phase of P(VDF-TrFE). It is obvious
from this x-ray scan that the designed patterns do not interrupt crystallinity of the
films.

Figure 4.3. An SEM image of nanohole patterns (200 nm in distance + 200 nm center
to center distance) on a ferroelectric P(VDF-TrFE) layer. After fabricating a patterned
PMMA layer by e-beam lithography, the polymer film is etched through PMMA hole
patterns by RIE.
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Figure 4.4. GI-XRD patterns of patterned P(VDF-TrFE) (red line) and P(VDF-TrFE)
thin film (blue line) on glass substrate.
The next step in fabricating the OFeD is to incorporate a semiconducting
polymer into the hole patterns of P(VDF-TrFE). In order to place a semiconducting
polymer in the voids, two methods were used: 1) the direct electropolymerization of
polythiophene (PT) and 2) the solution processing of P3HT.
4.2 Filling the Nanoporous P(VDF-TrFE) with A Semiconducting Polymer by the
Electropolymerization of Polythiophene (PT)
Electrodeposition of conductive polythiophene (PT) films by electrochemical
oxidation from thiophene monomer has been widely-described in recent years.8-20
Generally, the electropolymerization of thiophene has been carried out in organic
media and in the presence of various supporting electrolytes. By tuning various
physical and chemical parameters (e.g., monomer concentration, solvent, applied
potential, and concentration of the supporting electrolyte), the growth and
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microstructure of resulting polymer film can be controlled. The thiophene was
electropolymerized onto hole patterned P(VDF-TrFE) film. The metal of the working
electrode is a gold substrate. A thiophene monomer (10 ml) and tetra-butylammonium
hexafluorophosphate (TBA-HFP) (5 g) were dissolved in DCM solvent (300 ml). In
this system, DCM is used as the solvent and TBA-HFP serves as the electrolyte.21
As illustrated in Figure 4.5, the electropolymerization can create PT films on
a gold substrate. Figure 4.5a shows a schematic illustration of the synthesis of PT on
gold. With a reference electrode (Ag / AgCl) and a counter electrode (Pt), the
thiophene is oxidized in solution. In the flat cell system, which includes the counter
electrode directly opposite the working electrode (gold), it provides the current
distributions versus electric voltages which are cyclic voltammetric scans as shown in
Figure 4.5b.
First of all, the thiophene monomer is oxidized by losing an electron. The
oxidized monomer makes chemical bonds with other monomers or intermediate
oligomers, and then PT is deposited onto a gold substrate, simultaneously. In Figure
4.5b, the peak at ~ 1V, which indicates the oxidation of monomers or oligomers on
gold, is increasing as the reaction proceeds. This means that the monomer can be
oxidized more readily on the polymer film than on the gold surface.21 The peak at ~
0.5V is related to the reduction of polymer cations. As shown in Figure 4.5c, the neat
PT film is produced by electropolymerization process.
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Figure 4.5. (a) A scheme of chemical reactions in the electropolymerization with
thiophene. (b) A cyclic voltammogram (10 cycles) of the thiophene. (c) A photograph
image of synthesized PT on a gold substrate.
The polymerized thiophene can fill the P(VDF-TrFE) holes through this
electropolymerization process. In addition, the PT thickness is controllable by varied
cycles. Figure 4.6 shows a thickness control by electropolymerization cycles; (a) 6
sycles, (b) 9 cycles, (c) 12 cycles. After fabrication of hole patterns by TEM gridassisted etching, the synthesized PT is grown from the bottom gold substrate. The
growth rate is constant (~30 nm / cycle).
Furthermore, the growth of PT from gold substrate of large area is shown in
Figure 4.7. It show the surface coverage by synthesized PT films after 6, 9, 12, 15
cycles, respectively. It is proven that PT layer constantly increases by each cycle of
voltage sweep. As shown in Figure 4.8a, the ordered FeD provides the ON/OFF ratio
of memory characteristics by electropolymerization. The gold is used as a top
electrode onto the P(VDF-TrFE):PT layer as presented in Figure 4.8b. Although the
ratio between high conductance state and low conductance state is small (~20), it is
clear that the ordered FeD can be fabricated by great combination of patterning and
electropolymerization.
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Figure 4.6. AFM images and their thickness profiles of the growth of PT from the
gold electrode with varied cycles; (a) 6 cycles, (b) 9 cycles, (c) 12 cycles. Scale bars
are 20 ȝm.
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Figure 4.7. Optical microscopy images of synthesized PT films after (a) 6 cycles, (b)
9 cycles, (c) 12 cycles, (d) 15 cycles, respectively.

Figure 4.8. (a) J-V curve of an ordered FeD by electropolymerization. (b) A
photograph image of ordered FeD by two gold contacts.
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4.3 Filling the Nanoporous P(VDF-TrFE) with A Semiconducting Polymer by
P3HT Solution Process
Next, the ordered FeD is created by solution processing of P3HT into the
nanoporous P(VDF-TrFE) materials. To demonstrate the effect of nanostructures,
various sizes of hole patterns were designed and fabricated. The procedure of
fabricating the ordered diode is schematically illustrated in Figure 4.9. After a thin
film of the ferroelectric polymer P(VDF-TrFE) was spun-coat on a gold substrate, the
desired patterns were created by conventional e-beam lithography.6 As mentioned
above, RIE can remove a sacrificial PMMA layer, resulting in hole patterns on a
P(VDF-TrFE) film (~300 nm). After patterning of the porous P(VDF-TrFE), the
crystallinity of film was enhanced by annealing at 140 °C for 2 hours. Then, P3HT
was spun-coat and pressed by a soft material to fill the nanoscale voids, and finally
gold (100 nm) was evaporated as a top electrode.

Figure 4.9. A schematic illustration of the fabrication process to create an 1 u 1
ordered FeD. (a) Coated ferroelectric polymer P(VDF-TrFE) on a gold substrate. (b)
Hole patterned P(VDF-TrFE) by e-beam lithography. (c) Put P3HT to create FeD. (d)
Deposition of gold as the top electrode.
As shown in Figure 4.10, the ordered P3HT patterns were successfully
realized by this strategy. Figure 4.10a and 4.10b show the topology and phase images
of traditional blended FeD, respectively. Figure 4.10c and 4.10d show those of the
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ordered FeD. As many research groups have described, P3HT has a spherical-like
shape surrounded by a P(VDF-TrFE) matrix in the blended active layer structure.22-27
Also, these P3HT domains are continuous between the top and bottom electrodes. In
the blended FeD, the P3HT domains are randomly dispersed and have random sizes.
On the other hand, the P3HT domains of the ordered FeD are uniformly arranged and
have precisely the same sizes. This structure can clearly present the impact of P3HT
nanopatterns to FeD.



Figure 4.10. Comparison of a blend random-structure and an ordered nanostructure
diodes by AFM images. (a) and (b) show AFM surface topography and phase images
of a blend diode with 10 wt% rr-P3HT after annealing at 140 °C, respectively. The
image shows randomly dispersed rr-P3HT domains in a P(VDF-TrFE) matrix. (c) and
(d) show AFM surface topography and phase images of an ordered diode (500 nm
patterns). This image shows ordered rr-P3HT domains in a P(VDF-TrFE) matrix.
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In addition, Figure 4.11 provides the insight that P3HT extended from top
layer to bottom substrate for electrical transport in the ordered FeD. With an
insulating P(VDF-TrFE) polymer, the current does not constantly increase by the
change of applied voltages (Figure 4.11a. However, after incorporating the
semiconducting polymer P3HT, it shows the change of current by applied voltages as
well as ON/OFF states in Figure 4.11b. It can be inferred from the data that the P3HT
is continuously connected from the bottom to the top electrodes.

Figure 4.11. (a) J-V curve of only P(VDF-TrFE) sandwiched by two gold electrodes.
(b) J-V curve of ordered FeD with 500 nm patterns. The polarization is applied by
±40 V.
Figure 4.12 shows the FeD operations of different patterns by an applied
electric field. As proven in Figure 4.11, the simpli¿ed cylindrical model which is
continuous and perpendicular to the electrode was applied. The ratio between pattern
diameter and spacing is constantly fixed by 1:1 (~300 nm in height). In order to study
the eơect of P3HT domain, its diameter is varied from 1000 nm to 100 nm.
Additionally, the diode area is fixed by 4 mm2 (2 mm × 2 mm) to focus more on the
size effect among the different patterns. Compared to 1000 nm (Figure 4.12a) and
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100 nm (Figure 4.12c) structures, it is found that FeD with 400 nm P3HT domain
shows the most efficient memory performance (Figure 4.12b). This is critical
evidence that there is an optimal size of semiconducting polymer domains on FeD.
As described, the current density can be switched by an applied electric field
which overcomes the coercive field. When applying a negative voltage to the bottom
electrode, the ferroelectric P(VDF-TrFE) is negatively polarized at the interface
between the polymer film and the metal. This induces the hole accumulation into the
P3HT phase to neutralize the negative polarization. Because the current only passes
through the cylindrical P3HT domain, the conductivity of P3HT is critical for the
efficient transport.
The ON/OFF ratio (the ratio between the highest current state and the lowest
current state of FeD) does not entirely depend on the injection barrier tuning as gold
was used as top and bottom contacts.28 The accumulation of holes makes the current
transportation efficiently. From many attempts, it is found that the optimal P3HT
condition is 400 nm diameter structure among 100 nm to 1000 nm. Its maximum
value of on/off ratio was ~500 at +3 V (Figure 4.12b). In order to sufficiently
accumulate holes, ±40 V is applied for 3 s to the bottom electrode for positive and
negative poling, respectively. It is evident that accumulated hole density makes the
current density higher rather than the charge injection control.
According to a literature, the performance of less than 100 nm sized P3HT is
ideally more efficient in the ferroelectric device.29 In contrast, in our experiment, the
400 nm FeD showed the best performance for the memory device. This suggests that
P(VDF-TrFE) matrix is also important for the ferroelectric switching. For the
sufficient hole accumulation, the polarization of ferroelectric polymer domain is
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prerequisite. Thus, the sufficient P(VDF-TrFE) should be also considered rather than
the interfacial area of two polymers.

Figure 4.12. J–V characteristics of FeDs with different patterns; (a) 200 nm (b) 400
nm (c) 1000 nm, respectively.
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Table 4.1. Characterization of ordered FeD by its interfacial area between two
polymers and the average ON/OFF ratio.
100 nm 200 nm 300 nm 400 nm 500 nm 600 nm 800 nm 1000 nm

Interfacial 94Ý106 47Ý106 31Ý106 24Ý106 19Ý106 16Ý106 12Ý106 0.94Ý106
area (Ɇm2)
Average
ON/OFF

25

31

66

356

186

127

30

20

This is also presented in Table 4.1. The interfacial area is evaluated by
assuming that the thickness of blend layer is 300 nm and P3HT has an ideal
cylindrical structure. The ON/OFF ratio does not follow the trend of the interfacial
area. This clearly proves that there is an optimal interfacial area between two
polymers not dependent on the area.
Furthermore, it is evident that the FeD performance can be enhanced over the
traditional blend diode by this strategy, as shown in Figure 4.13a. The red one
represents the best result of a blend diode in the lab with the same poling technique.
This improvement of diode performance is also attributed to memory stability (Figure
4.13b) as well. The gold substrate is resistant to oxidization in the air rather than other
metals such as silver and aluminum. This structure provides a consistent performance
of on/off switching for 10 days. After 10 days, it shows the significantly lowered
stability from ~200 to ~50. We think that the repeated charge accumulation process
may cause the fatigue of diode.30 But the reason is not yet understood.
In summary, we present a highly efficient FeD by optimization of
semiconducting polymer domains. The structure is prepared by conventional e-beam
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lithography and the effect on diode performance is experimentally proven. Among
various sizes of P3HT, the diode has the maximum ON/OFF ratio and stability in an
optimal condition. After sufficient poling hole accumulation, the current density is
easily switched between ON state and OFF state. Furthermore it is clear that this
optimized pattern is related to the improvement of memory performance rather than
blend diode.

Figure 4.13. (a) ON/OFF current density ratios of ordered diodes. All on/off ratios
were taken at +3 V. A red one is the on/off ratio of a conventional blend diode. (b)
Retention characteristics of ordered ferroelectric diode measured at V = +3 V.
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5. FUTURE WORK
5.1 Performance Tests with Different Pattern Size by Nanoimprinting
Next, we will determine the effect of nanostructure on memory device
performance using more scalable methodologies. For this investigation, we plan to
make different sized hole patterns with nanoimprint technique. The advent of
unconventional lithographies, based on a mold or a stamp, has allowed for much less
costly nanopatterns to be formed relative to the conventional photolithography.
The conventional photolithography, which has been a mainstream of
lithography, is expected to be limited to 100 nm resolution. A nano-lithographic
technique, e-beam lithography can overcome this hurdle. However, it still has been
required high throughput at low cost. Thus, the alternative large area patterning
techniques have been used widely.1-4 Nanoimprint lithography has several advantages
including the use of relatively cheap and conventional polymer mold.5,6
Nanoimprint lithography is a simple and rapid way to create nano patterns in
polymer.2,3,7-17 It produces desired polymer patterns by physically compressing the
film that is thermally softened, rather than by modifying the chemical structure of
polymer resist (e.g., PMMA) with some type of radiation. In the typical nanoimprint
lithography, a nanostructured polymer or hard mold is pressed into a thin film layer
that is heated to be softened. The fluidity of polymer film enables it conform to the
mold pattern. After the film is cooled at room temperature, the mold is removed. The
mold is repeatedly usable.
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Thus, it is possible to fabricate nanopatterned polymer thin film using low cost
and large area fabrication techniques. Owing to these features, nanoimprinting is
applicable to this project to create hole patterns in the P(VDF_TrFE) layer.

Figure 5.1. A scheme of nanoimprinting process to create nanohole patterns. After
coating P(VDF-TrFE) onto a gold substrate, a patterned mold is placed on it. With
appropriate heat and pressure, the capillary force allows the polymer to fill the void
space between the polymer and the mold. After cooling it to ambient temperature, the
mold is removed resulting in the negatively replicated polymer patterns.
Figure 5.1 shows a schematic illustration of nanoimprinting process. In this
fabrication process, the P(VDF-TrFE) film will be coated on the desired substrate
(e.g., gold). A patterned mold will be placed on a polymer film. Under the application
of mild heat and pressure, the polymer is patterned with a soft mold due to capillary
force.18
In conclusion, the nanoimprint is simple and fast way to create ordered
structure for large area fabrication. A mold is repeatedly usable and it does not need
any sacrificial layer (e.g., PMMA). Also, the patterned P(VDF-TrFE) can be created
by one-step imprinting. We plan to fabricate and test diodes that have different sizes
and spacings.
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5.2 Flexible Substrate for Flexible Memory Applications
5.2.1 Graphene Substrate
For the flexible memory device applications, mechanically foldable substrate
is a prerequisite.19 ITO substrates have been the most commonly-material for
transparent electrode in organic electronic devices. However, the price of ITO is
continuously rising due to the limited supply of indium and its high demand in the
industry.20 ITO is also brittle, and unsuitable for emerging flexible electronics as well.
In order to replace the ITO electrode, a variety of nanostructured materials have
emerged as a candidate for flexible substrates.21-26

Figure 5.2. A scheme of fabricating rGO-based thin films. The gray and the orange
sheets represent not oxidized and oxidized graphene sheets, respectively. This is
reproduced from Ref.31.
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Among the various transparent electrode materials, graphene has been
proposed as a promising alternative due to its optical, mechanical, and electrical
properties.27 Graphene is an atomically thin layer of sp2 hybridized carbon atoms.
Solution processing of chemically derived grapheme (CDG) and its depositions have
been widely researched as a transparent conductive electrode.28–30 CDG is also a two
dimensional sheet of carbon but with chemically new functionalities while preserving
the unique properties of the pristine material.31 The scheme of the two classes of
reduced graphene oxide (rGO)-based thin films is illustrated in Figure 5.2. The first
one is a pure rGO film, which has a percolating network of sheets on a substrate. The
second one is a composite film consisting of rGO and polymer. First of all, the
graphite is oxidized, which readily exfoliates in water, resulting in a colloidal
suspension of GO. For electronic applications, GO should be reduced to become
electrically conductive.32
Additionally, many deposition techniques of GO/rGO have been reported due
to the film properties such as degree of coverage, number of layers, and surface
morphology. GO sheets can be deposited on any substrate using drop casting,33,34 dip
coating,35 and spin coating.36-40 Due to the processing advantages and unique
properties such as mechanical stability, and electrical properties, GO/rGO is an
attractive material for flexible thin film electronics. Thus, the grapheme substrate is
usable for flexible organic memory applications.
In conclusion, numerous reports have recently presented related to the unique
electronic properties of rGO-based thin films as a transparent conductive
substrate.35,38,

41-45

To fabricate a flexible memory device, the flexible conductive
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electrode is essential. Graphene is a promising candidate of the flexible substrate
rather than conventional ITO, and is applicable to the organic memory project.
5.2.2 PEDOT:PSS Substrate
To fabricate flexible organic device, conductive polymer films have attracted
much interest as an optimal alternative of ITO. Due to the high cost and the brittleness
of ITO substrate, the highly conductive polymer material, poly(3,4-ethylenedioxythiophene):poly(styrenesulfonate) (PEDOT:PSS) ¿lms have been reported as
flexible electrodes for organic electronics, showing a high conductivity and
transparency.46-50
It enables cost effective and flexible devices as well as roll-to-roll production.
The PEDOT, which is dispersed in water using PSS as a counter ion, is commercially
available and are generally used as a hole injection layer in organic devices due to a
high work function. In order to utilize as a conductive substrate, the pristine
PEDOT:PSS should be treated by addition of solvents, such as ethylene glycol (EG),
glycerol, dimethyl sulfoxide (DMSO) due to its low conductivity. These solvents
significantly improve the conductivity of PEDOT:PSS.51-53
In Figure 5.3a, the pristine PEDOT:PSS film has a low conductivity. The
AFM image shows a typical phase image of PEDOT:PSS films. In this image, the
bright and dark phase shifts are related to PEDOT-rich grains and PSS-rich grains,
respectively.48 On the other hand, solvent treated PEDOT:PSS films, 5 vol% DMSO
(Figure 5.3b, ı = 389 S cmí1 ), and 6 vol% EG (Figure 5.3c, ı = 634 S cmí1 ) have
better conductivities, reveal the improvement for the conductive electrode.
Furthermore, the solvent post-treated PEDOT:PSS film has the highest conductivity
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(1330 S cmí1). This is because the solvent post-treatment changes the PEDOT-rich
grains from a short curved domain to a long stretched domain. This proves that the
depletion of insulating PSS helps a compact thin film structure of conducting PEDOTrich granular networks, resulting in the highest conductivity by enhanced conducting
pathways of charge carriers.
The development of printed and flexible electronics requires specific materials
for the device’s electrodes. The conducting polymer PEDOT:PSS satisfies the demand
of electrically conductive, transparent, printable, and flexible properties. Therefore,
this strategy is also applicable for the flexible memory device project.

Figure 5.3. AFM phase images of PEDOT:PSS films with various solvent treatments.
(a) Pristine PEDOT:PSS ( ı < 1 S cmí1). (b) PEDOT:PSS doped with DMSO 5 vol%
( ı = 389 S cmí1). (c) PEDOT:PSS doped with EG 6 vol% ( ı = 634 S cmí1). (d)
Solvent post-treated PEDOT:PSS doped with EG 6 vol% ( ı = 1330 S cmí1). This is
reproduced from Ref.48.
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